

REMARKS

Applicant respectfully requests reconsideration of the subject application as amended. In response to the Office Action mailed 05/18/06, Applicant is filing this amendment. Claims 19-36 are still pending.

The Examiner has rejected claims 19-27 under 35 U.S.C. §103(a) as being unpatentable over Guddat et al. (U.S. Patent 6,185,703; "Guddat") in view of Cho (U.S. Patent 6,240,532); and further rejected claims 28-36 under 35 U.S.C. §103(a) as being unpatentable over Guddat in view of Cho and Vanka et al. (U.S. Patent 5,479,636; "Vanka"). Applicant submits that the independent claims 19, 28, 31 and 33 have been amended to distinguish over these references.

Applicant submits that Guddat discloses a direct access test for a embedded memory, but that access is initialized into either DAT (direct access test) mode or normal mode at system reset based on the A#[30] signal from the external bus. (col. 3, lines 58-60 of Guddat).

Applicant has amended the independent claims to recite that the decoding of a transaction address to access the cache as a memory transaction is decoded as a direct access transaction by state of a predetermined bit or bits of the transaction address in order to directly access the cache. Further, the direct access transaction uses a bit field read as a tag in a memory transaction as a control field when accessing the cache.

Applicant submits that Cho discloses the combining of forced hit X and forced hit Y bits stored in a register with the normal hit X and normal hit Y signals. By setting the forced hit bits in the register, the testing program can allow the CPU to have access to write and read into the cache (col. 4, lines 43-51 of Cho). However, Cho also does not disclose the decoding of a transaction address to access the cache as a memory transaction, in which the transaction address is decoded as a direct access transaction by state of a predetermined bit or bits of the transaction address in order to directly access the cache. Cho also fails to disclose the direct access transaction that uses a bit field, read as a tag in a memory transaction, as a control field when accessing the cache using direct access. Vanka also fails to disclose these elements as well.

Accordingly, Applicant submits that the cited references of Guddat, Cho and Vanka, singly or combined, fail to disclose the aspects of the embodiments of the invention as now recited in the amended independent claims. Accordingly, Applicant requests the Examiner to withdraw the 35 U.S.C. §103(a) rejections and allow pending claims 19-36.

Furthermore, in order to respond to the outstanding office action, Applicant is also submitting a petition for one-month extension of time under a separate cover.

Additionally, a new power of attorney is being submitted herewith, in order to associate this application with Customer Number 51472.

If there are any fee shortages related to this response, please charge such fee shortages to Deposit Account No. 50-2126.

Respectfully submitted,

GARLICK, HARRISON & MARKISON, LLP
(Customer No. 51472)

Date: 9-18-2006

By: William W. Kidd
William W. Kidd
Reg. No. 31,772
Phone: (512) 263-1842
Fax No: (512) 263-1469
Email: wkidd@texaspatents.com